Topic
Explore English articles about CPUs & Processors.
A security researcher has published a leaderboard competing for the "slowest x86 instruction." By pointing fxrstor64 at PCIe MMIO while saturating the bus from other cores, he stretched an instruction normally taking 150 cycles to 198 billion cycles (62 seconds). This "slowness" undermines the exclusivity assumption behind SMM, potentially reigniting over 100 dormant CVEs.
AWS reportedly asked internal engineers to conserve EC2 CPU capacity. As AI agents drive up demand for general-purpose CPUs, we examine the supply constraints Amazon itself has acknowledged and the conditions for safely reclaiming spare capacity.
AMD's Q2 2026 revenue reached a record $11.536 billion. Data Center accounted for 58% of the total, while Gaming fell 31% year-over-year, making the shift in revenue drivers unmistakable.
AMD has documented per-core performance floors for select Zen 6 products. The evidence behind the claimed 31.8% 1% Low improvement comes from a limited experiment on Steam Deck, and its effect on next-generation Ryzen has not yet been verified.
Reuters reports that Intel plans to give RosaicLabs access to some of its processor technology and send over the RTL code for Atom. This marks a concrete case emerging from Intel's long-standing concept of offering x86 cores externally.
Preliminary information has emerged indicating that the 12 Xe3P version of Nova Lake-S requires a 65W-class power delivery design segment and 2-phase VCCGT. Motherboard power design and memory bandwidth will determine actual performance.
Reuters reports that Intel and AMD are shifting to long-term contracts with Chinese server customers that lock in purchase volumes but not prices. Some server CPU prices in China have already risen more than 40% since the start of the year, and AMD has raised its 2030 TAM forecast from $60 billion to over $120 billion.
AMD has unveiled the HPC-focused EPYC 9006X. It pairs the same up-to-1,152MB L3 seen in Genoa-X with clock speeds up to 5.15GHz and 16-channel memory, with launch reportedly slated for late 2027.
AMD split its 6th-generation EPYC 9006 into four product families, pushing the flagship EPYC 9996 to 256 cores. We examine the conditions behind the claimed 3.45x performance and the design differences versus NVIDIA Vera.
NVIDIA has released a detailed white paper on the Vera CPU along with SPECrate 2026 integer estimates. With fewer cores, it outperforms EPYC 9755 by about 3%, though official registration and independent verification remain pending.
