Category
Bing Wallpaper suddenly served full-screen promotions for the 11-film Harry Potter collection to some users' desktops, sparking backlash. We examine the gap between Microsoft's promised Windows quality push and this incident.
Samsung and TSMC are moving toward High-NA EUV mass production before the larger photomask standard is finalized. Their 2028–2033 roadmaps reveal a two-stage transition: capturing resolution gains first, then boosting throughput later.
A close look at the SEC filing behind Qualcomm and Amazon's AI chip partnership warrant terms. Why the reported $60 billion figure doesn't mean confirmed orders, and how this fits alongside AWS's existing chip strategy.
We examine what Intel's cumulative 1 million wafers on High-NA EUV reveals about process learning, and unpack the 2030-2033 roadmap ASML and TSMC have set for moving to 12-inch photomasks along with the constraints on mass production.
Samsung says the slight give at the corners of the Galaxy Z Fold8 and Fold8 Ultra's inner display is a cushioning design meant to prevent scratches from debris, not a defect. But the company hasn't published numbers for normal deflection or unit-to-unit variation.
OpenAI's Images 2.5 shifts the focus toward iterative editing that preserves reference images across revisions. By comparing new and old API pricing alongside safety evaluations, this piece lays out the costs, speed, and limitations teams should measure before adopting it.
France's Mistral AI has raised a record €3 billion for Europe, led by Samsung Electronics. The two companies will jointly develop dedicated models for defect detection and yield stabilization, running in air-gapped, on-premise environments inside semiconductor fabs that require strict confidentiality, advancing the practical rollout of sovereign AI.
Arm has unveiled CSS for Mobile 2, its next-generation smartphone compute platform. With a C2 CPU cluster featuring double the SME2 units and a GPU with a dedicated integrated AI accelerator, it aims to deliver both agentic AI and desktop-class graphics within a 1W power envelope.
Arm's Neoverse CSS N4 offers up to 128 cores, but its real significance lies in the pre-integrated RTL that reshapes how much design work customers must still do themselves. This piece examines the conditions behind Arm's performance claims and development-time figures, and what they reveal about Arm's revenue strategy.
Starting from reports of an approximately 10% October price hike on Intel's PC CPUs, this article traces the pattern of incremental price revisions and server-first supply allocation, examining the shift toward prioritizing gross margins and the conditions—such as 18A and 14A mass production—needed to resolve ongoing supply constraints.
